Loading

BruinTree is an independent student project. It is not affiliated with, endorsed by, or sponsored by UCLA or the University of California. Where this comes from›

Course information comes from the public UCLA General Catalog. Requisites are read from UCLA’s published wording and can be incomplete or out of date — check the official catalog listing and your department adviser before you enroll.

UCLA, Bruin, and related marks are trademarks of The Regents of the University of California.

Report a problem

Anonymous, and it takes a sentence. This is the main way BruinTree finds out what it has got wrong.

What kind of problem

Sends this page’s address and your browser version. Nothing else.

COM SCI 258F · CS 258FPhysical Design Automation of VLSI Systems

Computer Science · 4 units · Graduate courses (200-299)

See treeView official UCLA course listing ↗Find on Bruinwalk ↗

Detailed study of various physical design automation problems of VLSI circuits, including logic partitioning, floorplanning, placement, global routing, channel and switchbox routing, planar routing and via minimization, compaction and performance-driven layout. Discussion of applications of number of important optimization techniques, such as network flows, Steiner trees, simulated annealing, and generic algorithms.

Letter grading.

When it runs

Not on the schedule for any of Fall 2025 through Spring 2027. UCLA publishes only that window, so this does not mean the course is gone — check the official listing.

Requisites

UCLA lists no requisites for this course.

Report a problem

About COM SCI 258F. We read UCLA’s requisite wording by machine, and it gets things wrong.

What kind of problem

Sends this page’s address and your browser version. Nothing else.

Requires

Everything that has to come before this course, not just the courses named in the requisite above.

Nothing — this is an entry point.

Unlocks

What this course is a requisite for, and what those courses lead to in turn.

COM SCI 258F

  • COM SCI 258HAnalysis and Design of High-Speed VLSI Interconnects

1 course lists this as a requisite. The whole downstream is here — 1 course over 1 level. Every course here opens its own tree.